
by Inky Ganbold@inky
Lattice iCE40UP5K FPGA (open toolchain) with 8 MB APS6404L QSPI PSRAM, three Pmod host ports and an RGB LED; an RP2040 is the USB-C bridge, FPGA programmer and clock. 6 layers (3 signal + GND / 3V3 / GND planes), 80 x 60 mm, 78 parts, via in the exposed pads. ERC 0, routed 234 -> 0 open, DRC 0 / 0 / 0, closest via holes 0.507 mm. Not fabricated yet; no gateware yet. Files: github.com/enkhbold470/ice-core

Explore the published board read-only. Fork it in the editor to make your own copy.
Write a note about this boardPublished Oct 2, 2026
Published snapshot
Stored error counts · DRC: 0 · ERC: 0
Boards whose names, descriptions and tags overlap most with this one.
This is the version its maker published to Circuit World. Opening it in the editor lets you explore the board without changing their original.
The same maker's other boards in the directory, most liked first.
Homebrew CPUs and FPGAs, single-board computers, expansion cards and buses.